Jun 14, 2005 #1 D dynamicdude Member level 2 Joined Mar 15, 2005 Messages 47 Helped 1 Reputation 2 Reaction score 0 Trophy points 1,286 Location India Activity points 1,855 Can anybody tell me how to react to both setup and hold violation in the circuit perspective without changing the clock paths? If there are any relevant documents please let me know.
Can anybody tell me how to react to both setup and hold violation in the circuit perspective without changing the clock paths? If there are any relevant documents please let me know.
Jun 14, 2005 #2 T tom123 Advanced Member level 4 Joined Apr 4, 2005 Messages 116 Helped 5 Reputation 10 Reaction score 2 Trophy points 1,298 Activity points 2,338 Re: Timing violation? for hold time violations, we can add buffer before DFF's D input to increase data delay; for setup time violation, the measure that we can take is re-synthesis with more stringent constraints or re-code RTL code! dynamicdude said: Can anybody tell me how to react to both setup and hold violation in the circuit perspective without changing the clock paths? If there are any relevant documents please let me know. Click to expand...
Re: Timing violation? for hold time violations, we can add buffer before DFF's D input to increase data delay; for setup time violation, the measure that we can take is re-synthesis with more stringent constraints or re-code RTL code! dynamicdude said: Can anybody tell me how to react to both setup and hold violation in the circuit perspective without changing the clock paths? If there are any relevant documents please let me know. Click to expand...
Jun 14, 2005 #3 V vivek Member level 4 Joined May 19, 2005 Messages 69 Helped 10 Reputation 20 Reaction score 1 Trophy points 1,288 Activity points 2,040 Re: Timing violation? hi go thro your code to find any unuwanted combo logic infered and remove it. pipelining your design can help
Re: Timing violation? hi go thro your code to find any unuwanted combo logic infered and remove it. pipelining your design can help