Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to simulate the VCO noise in PLL?

Status
Not open for further replies.
S

SuperSgw

Newbie level 2
Joined
Apr 9, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
Hellow every body!!

I have a question about PLL

We can know the noise response of VCO in PLL is high-pass

but how to simulate this response??

or how to calculate the -3dB frequency??

I want to know this value to design my loop filter paremeters

Thanks =)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top