Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to simulate the offset of the clocked comparator?

Status
Not open for further replies.

nksunmoon

Junior Member level 2
Joined
Sep 8, 2009
Messages
24
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,462
Does anybody know how to simulate the offset of the clocked comparaor?
I really need the help , please!
 

transbrother

Member level 4
Joined
Jun 11, 2007
Messages
79
Helped
21
Reputation
42
Reaction score
5
Trophy points
1,288
Activity points
1,880
If this is a traditional compartor, you can run a DC simulation whereby you tie the negative input to the output and put a DC voltage at the positive terminal. The DC sim will converge easily if there isnt a latch (or hysteresis). If you can get the sim to converge then you can get the offset rather easily by reding the output voltage with this amp-like configuration. If you want the offset of the compartor without the latch, you can remove the latch and just sim the comparator and the get the offset using the above described method. Now, keep in mind that if you run a transient with this method you will make the comaparator oscillate. This is just for sim purposes.

-Transbrother
 

JoannesPaulus

Advanced Member level 3
Joined
Mar 19, 2008
Messages
773
Helped
235
Reputation
470
Reaction score
134
Trophy points
1,323
Location
USA
Activity points
5,006
Here is a waveform you could use to check the offset of a clocked comparator. The small steps should be 0.5LSB and the big steps should be at least a couple of LSBs (so that you can check for hysteresis as well).

I hope this helps.
 

neerav_mehan

Newbie level 6
Joined
Jan 25, 2010
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
india
Activity points
1,361
i m simulating the offset voltage of cmos clocked comparator on tanner, would u plz tell me the netlist of this waveform?
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,036
Helped
2,055
Reputation
4,114
Reaction score
1,903
Trophy points
1,393
Location
USA
Activity points
56,399
Perhaps you want to simulate it, the way you would test
it in an ATE environment. That is, wrap an integrator around
the whole thing, making it a negative feedback system.
Then you run the clock as normal, you apply an input
voltage to the "free" terminal and you read the input difference
voltage after you've had enough clocks to settle the integrator
to a stable output.

If you use equal resistor dividers on the input and integrator-
feedback paths this will help you work at lower offsets
in a noisy test environment, and you can take your measurement
off the integrator output before the down-scaling for a more
robust signal.
 

yuyingdugu

Newbie level 1
Joined
Jun 4, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
china
Activity points
1,284
This is a paper about the method for accurately determining DC and dynamic offsets in the clocked comparators, I hope it would be helpful for you.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top