Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
roughly speaking, you should run an HB simulation placing,
- Pn_Tone generator with two non saturating input power level tones, spaced from each other between 5/10 MHz (although each manufacturer have their own criteria for this).
- place an IP3in box in th design, then you should be able to publish a table after simulating giving the IIP3 value.
- notice you ll need to define the vout node in the schematic by labeling the output track.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
