Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to simulate DFT in Cadence ADE

Status
Not open for further replies.
X

xy85061182

Newbie level 3
Joined
May 15, 2009
Messages
4
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,303
Hi,I want to simulate DFT results in a sampling cuicuit. The sampling clock is 4ns，so I set fsig/fclk=127/512. In ADE tran option,I set strobeperiod is 2.048u/512.Will I need to set maxstep,and how much it should be?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top