How to simulate and get PLL cutoff frequency (open/closed) using Cadence

Status
Not open for further replies.

dewel22

Newbie
Joined
Sep 2, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,320
Hello All!

I am new in PLL design.
Can somebody give me an idea how to setup, simulate and get PLL cutoff frequency (open/closed) using Cadence simulator?

Thank You!
 

Status
Not open for further replies.

Similar threads

Cookies are required to use this site. You must accept them to continue using the site. Learn more…