Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to shorten or disable HSPICE errchk

Status
Not open for further replies.
J

jdyck

Newbie level 1
Joined
Apr 14, 2016
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
7
Hi,

One of our customers has a case that takes a very long time for HSPICE's errchk stage, to the point where it completely dominates the rest of the simulation time. Specifically, the errchk takes ~400s, while all other items (op point, ac analysis, setup, output) take less than 10s combined.

Does anyone know how to speed up or disable the errchk stage in HSPICE?

Thanks,
-Jeff
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top