Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In general the soluciont is to reduce capacitance, reduce resistence resistence or increse the current capability of the driver, this is don by:
Resize the source gate (increase the current capability, be careful with electromigration)
Redude fanout (reduce the capacitance)
Add buffers (reduce the capacitance/resistence, propagation delay is incremented)
Reduce de lenght of a line (resistance and capacitance is reduced)
Create a buffer tree. (reduce fanout, reduce capacitance and resistance, increase propagation dalea)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.