I have to implement my VHDL code in a FPGA kit, the clock speed of the kit is 50hz which is very fast and i cant view my output with that speed, how to reduce the kit clock speed?
DCM stands for "Digital Clock Manager" and is found in Xilinx device. It is digital PLL whose capability is not as robust as real analog pll, but it is capable of frequency division, frequency multiplication, synthesis, phase shift, etc.
I have to implement my VHDL code in a FPGA kit, the clock speed of the kit is 50hz which is very fast and i cant view my output with that speed, how to reduce the kit clock speed?
First, You said very high speed, Did you really mean it is 50Hz? and 50MHz ?. I guess, 50Hz is not a high speed.
Second, what is your application\code logic and what type of output you get and how fast it is (In terms of freq) ?