most intuitive tool for designing digital communication on FPGA (to be more specific: for DSP in digital communication) is Xilinx System Generator. It generates VHDL according to the model defined in Simulink.
Also, the question of theoretical background (what exactly to implement) is more important than the question of how to implement?!?