Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The lock time can be used in the design of a PLL - you need to specify the period of time needed to aproach the final frequency with a specified error.
From this, by using a graph, you can determine the damping ratio, ξ coresponding to that lock time. Using the damping ratio you can determine the component values for the filter.
Maybe there are more elaborated methods, but this document explains this method very clear, with an example.
Iam talking about an approx expression for a PLL using a second order loop filter(two caps with a resistor in series with one cap).This is the approx expression you get once you make some approximations. This is good enough for rough calculations. I think for a differential lpf, you need to take care that the opamp poles does not infulence the pole of the LPF, iam not very sure since i have not designed one.