Jun 12, 2005 #1 D davyzhu Advanced Member level 1 Joined May 23, 2004 Messages 494 Helped 5 Reputation 10 Reaction score 2 Trophy points 1,298 Location oriental Activity points 4,436 loop logic Hi all, It's intuitive to pipeline a feed-forward combinational logic. But how to pipeline the Loop without changing the timing? For example, when I insert a reg to feed-forward logic, shall I delete a reg in feedback logic at the same time? And if the datapath logic is a iteration one(Logic A -> Logic B -> Logic A -> Logic B ...)? How to do pipeline? Any suggestions will be appreciated! Best regards, Davy
loop logic Hi all, It's intuitive to pipeline a feed-forward combinational logic. But how to pipeline the Loop without changing the timing? For example, when I insert a reg to feed-forward logic, shall I delete a reg in feedback logic at the same time? And if the datapath logic is a iteration one(Logic A -> Logic B -> Logic A -> Logic B ...)? How to do pipeline? Any suggestions will be appreciated! Best regards, Davy
Jun 13, 2005 #2 C claint Member level 5 Joined May 21, 2004 Messages 94 Helped 5 Reputation 10 Reaction score 2 Trophy points 1,288 Activity points 762 Is your logic DSP alogorithm related? If it is (for example,IIR filter) ,use clustered look-ahead , scattered look ahead method to translate the prototype algorithm to architecture. Generally, loop logic is not easilly pipelined.
Is your logic DSP alogorithm related? If it is (for example,IIR filter) ,use clustered look-ahead , scattered look ahead method to translate the prototype algorithm to architecture. Generally, loop logic is not easilly pipelined.
Jun 14, 2005 #3 J JesseKing Advanced Member level 4 Joined Nov 12, 2004 Messages 100 Helped 3 Reputation 6 Reaction score 1 Trophy points 1,298 Activity points 838 I don't think inserting reg in loop without changing timing can be achieve, unless you use new algorithms.
I don't think inserting reg in loop without changing timing can be achieve, unless you use new algorithms.