Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to perform extraction of the circuit at the level of standard cells?

Status
Not open for further replies.

ed2000

Member level 3
Joined
May 13, 2004
Messages
61
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
302
I have a flattened GDSII layout and would like to perform extraction of the whole circuit of the chip.
It is more or less clear how to perform extraction of the circuit at the transistor level.

But is there any known way for extraction of the circuit at the level of standard cells?
Which tools can be used for that?
:?:

Thanks for any relevant info.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top