Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to pass LVS using Spice netlist while using TSMC IO Libraries

Status
Not open for further replies.

okolhe

Newbie
Newbie level 1
Joined
Nov 8, 2022
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
29
Hello! I am working with TSMC 180nm IO Library. They have provided me with GDS, SPI and LEF files. How do I use these files to pass LVS in Cadence.?

Can I create a schematic and symbol view from these files or should I include these files while performing LVS?

Thanks in advance for the help.


Regards,
Om
 

First thing, add Cadence pins appropriately to the streamed-in
layout. Without those correspondence-points, anything complex
will probably just fail for confusion.

Your customer should have some kind of schematics. Maybe
from a non-Cadence source. You should ask for whatever is at
hand (PDF plots w/ properties visible, EDIF, a SPICE netlist?)
that will let you (re)capture schematics that "should" match.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top