Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to model a SERDES analog PHY with verilog?

Status
Not open for further replies.
DZC

DZC

Full Member level 2
Joined
Sep 12, 2006
Messages
149
Helped
13
Reputation
26
Reaction score
5
Trophy points
1,298
Activity points
2,122
Hey ,guys, I got a task to built a verilog HDL (not veriloga) model for a SERDES AFE. This model will be provided for our digital guys to simulate.
Anybody ever do this job? Would you plz show me the general procedure?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top