Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] How to minimize the delay in an inverter cascade?

Status
Not open for further replies.
N

nks7

Guest
delay minimization

how to minimize delay in an inverter cascade
 

delay minimization

the principle is "fanout 4",see more information in the recommended book
digital integrated circuits
JAN M.RABAEY
Berkeley
 

Re: delay minimization

w/l increase by a factor of e
 

Re: delay minimization

w/L of next step is 3time s the previous one
 

Re: delay minimization

nks7 said:
how to minimize delay in an inverter cascade
it's interesting ! a new way of spam by asking stupid question
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top