a_shirwaikar
Newbie level 6

hey,
does anyone have any good links or ideas on how to minimize clock power specifically in ASIC based designs?
does anyone have any good links or ideas on how to minimize clock power specifically in ASIC based designs?