Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to make ncverilog treat warnings as errors

Status
Not open for further replies.
K

killersquirel11

Newbie level 2
Newbie level 2
Joined
Apr 18, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Nowhere
Visit site
Activity points
1,299
Hello,

As a method of further idiot-checking my work, I like to ensure that I receive no warnings or (obviously) errors when I attempt to simulate using ncverilog. Is there a flag or something that can be configured with it to make it act like the '-Werror' flag for gcc (which makes all warnings errors and causes compilation to fail)?

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top