Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1. What do you mean how to low power?
- If you mean you want your analog circuit to consume less power, here is one of the solutions, try using surface mount devices, the smaller they are the less power they consume, make your layout also smaller, avoid long runs in your traces.
2. Next time, post your title in a a more understandable manner.
well dude.. a circuit can be designed low power by following certain norms..
consider certain factors for low power design such as switchin activity power,short ckt,leakage current and static power dissipation. consider these to evaluate the time averaged power consumption in a circuit further,
methods like
reduction of switching activity by 1- logic restructin , input reorderin, time division multi plexin and glitch reduction by balacin the signal paths would help reductin the switchin activity.
further signal gating, clock gating, use of low power busses - low swign busses, adiabatic computin and DVS - dynamic voltage scaling always helps a lot for this purpose to achieve low power..
jes go thru low power book by gary yeap or anandha chandrasekaran.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
