kakar133
Member level 2



how to limit a glitch voltage...look at the attachment .. suppose the FET switches are switched on and off properly and their on resistances are very small, how to calculate the minimum value of the decoupling capacitor C1, which will limit the glitch voltage on power supply line to 150m.V Also assume that the high frequency impedance of the power supply line is infinite