johnq_hu
Newbie level 5
I used to use 3 differential stages ring osc in PLL designs. But now I am designning a 4 stages one. I know the basic structure. My question is: 4 stages osc may oscillate and it also may be deadlocked. Is there a method by which we can judge that the osc will never be deadlocked?