Non AMP

How to Initialize 2D array in VHDL?

Thread starter alexz
Start date Feb 19, 2007

Status: Not open for further replies.

Feb 19, 2007

#1

A

alexz

Full Member level 5

vhdl initialize array

How to Initialize 2D array in VHDL?

Code:

subtype	latchType   is std_logic_vector(15 downto 0) ;
type 	latchesType  is array (9 downto 0) of latchType ;
signal	mylatches	:	latchesType := ((others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'));

Is there any more clever form of doing this?

Feb 19, 2007

#2

A

aji_vlsi

Advanced Member level 2

vhdl array initialization

alexz said:

How to Initialize 2D array in VHDL?

Code:

subtype	latchType   is std_logic_vector(15 downto 0) ;
type 	latchesType  is array (9 downto 0) of latchType ;
signal	mylatches	:	latchesType := ((others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'),(others=>'0'));

Is there any more clever form of doing this?

Try this:

Code:

signal	mylatches	:	latchesType := ((others=> (others=>'0')));

Can't get smaller than that

Ajeetha. CVC
www.noveldv.com

Feb 19, 2007

#3

A

alexz

Full Member level 5

initialize array vhdl

Excellent !

Status: Not open for further replies.

Similar threads

I
concatenation in VHDL?
- Started by irfanraina1@123
- Feb 27, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
[SOLVED] Why initialize large array in Verilog is not successfully
- Started by stackprogramer
- Oct 13, 2022
- Replies: 14
PLD, SPLD, GAL, CPLD, FPGA Design
X
VHDL Testbench (Weird output in the simulation)
- Started by Xenon02
- Jan 21, 2024
- Replies: 18
PLD, SPLD, GAL, CPLD, FPGA Design
R
[SOLVED] VHDL code "skip" a line in write procedure
- Started by Raeiu
- Jan 19, 2024
- Replies: 8
PLD, SPLD, GAL, CPLD, FPGA Design