Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to improve settling

Status
Not open for further replies.

iexplorer

Member level 3
Joined
Aug 8, 2007
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,646
how to improve settling time

I am now designing a ADC with a front end SHA, but my opamp 's GBW is really limited , especially in case of unit gain , my SHA structure is one capacitor sharing sampling and holding , so there is a huge settling time,anyway to improve the opamp settling ? Thanks
 

skythunder

Junior Member level 3
Joined
Jul 2, 2007
Messages
28
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,281
Activity points
1,548
could you please provide the details on the architecture of your OPAMP ?
 

iexplorer

Member level 3
Joined
Aug 8, 2007
Messages
63
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,646
full diff,two stage ,have a miller cap. 90db,130MHz when load 1.5pf
 

venky442

Newbie level 6
Joined
Jun 28, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,369
improve setting setting time(decreasing setting period) by maintaing the circuit in the critical rather than in either underdamping or overdamping.
for that we need to insert resistance and capacitance compensatin with increasing Resistance value and decresing the capacitance

so that we improve the setting time of opamp design
 

Hunter_BJUT

Member level 2
Joined
Dec 7, 2006
Messages
45
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,444
try to use gainboost single stage, because your two-stage contains 2 dominant pole with decrease the gain with frequency so quickly that lag your GBW.
 

mists

Full Member level 5
Joined
May 14, 2002
Messages
277
Helped
22
Reputation
44
Reaction score
9
Trophy points
1,298
Location
China
Activity points
1,281
large bandwidth, appropriate phase margin and avoid pole-zero doublet
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top