Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In number of digital communication system block diagram, I see a "delay" block. The block is supposed to delay the signal by, lets say Ts time. So how do I implement this block from circuit point of view?