Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to identify a commnication interface is level triggered or edge triggered?

Status
Not open for further replies.

myatham

Member level 3
Joined
Sep 7, 2009
Messages
64
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
India
Activity points
1,760
Hi,
How we can identify whether a communication (SPI/I2C etc) is level triggered or edge triggered w.r.t clock?
 

SunnySkyguy

Advanced Member level 5
Joined
Sep 26, 2007
Messages
6,743
Helped
1,675
Reputation
3,348
Reaction score
1,643
Trophy points
1,413
Location
Richmond Hill, ON, Canada
Activity points
50,729
It is usually both. UARTs trigger on start edge using 16x clock then center sample for 10 bits. or till stop bit.
Sync channels PLL to data transitions.
Handshaking communciation could be level sensitive.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top