Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to give high impedence in verilog

Status
Not open for further replies.

achaleus

Member level 5
Member level 5
Joined
Dec 21, 2012
Messages
85
Helped
5
Reputation
10
Reaction score
5
Trophy points
1,288
Location
Bangalore
Visit site
Activity points
1,866
hi all,
Is there any way to give high impedance in verilog. I tried to give 10'bZ, bufif0,bufif1.. but it is taking all one's(I say in post synth simulation) . I am using vertex 6 fpga..
 

Hi,

If you want to tristate then you can try "tri1" for pull up or "tri0" for pull down
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top