How to give clock for the multiplier.

Status
Not open for further replies.
K

Kumar_494

Newbie level 1
Joined
Jan 22, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Andhra Pradesh
Activity points
1,287
I designed 16-Multiplier in structural level. I didn't give any clock to the multiplier. I am getting the correct output. but when i synthesized in rtl compiler in timing report it is showing unconstraint. And can u please clarify how to prove my multiplier is faster than other?
Thanks in advance
 

Hi Kumar,

Constraint it using a SDC file..ur output will be declared as a reg by default in your HDL code..so u just need to specify your design constraints and timing constraints in a file to your synthesis tool
 
Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…