How to generate sine waves using verilog?

Status
Not open for further replies.
K

keerthna

Member level 1
Joined
Sep 16, 2014
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
251
How to generate sine waves by using a verilog code? Can anyone please explain in detail? I heard about the look up table but have no clue on how to implement on FPGA? Can anyone post a sample code to help ?
Thanks in advance
 

How do i know if my FPGA supports such an ip core or not?
 

By reading the documentation of the fpga vendor? Anyways, Xilinx & Altera both offer DDS cores. So if you use Xilinx you already had your answer in post #2. If you use Altera you now have your answer in post #4. And if you use another fpga vendor then post #5 is an excellent place to mention which fpga you are using. ;-)
 

I use spartan-6 FPGA from xilinx
 

I assume the Xilinx DDS generator isn't available in the free ISE/Vivado WebPack version?
 

Well, I just checked my webpack Vivado install and I could use the DDS Compiler without problems. And I recall a similar situation with ISE for webpack.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…