Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to generate a two phase differential non-overlapping clock?

Status
Not open for further replies.

deepa

Full Member level 2
Joined
Jul 3, 2005
Messages
127
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,298
Activity points
2,226
from a single phase clock how to generate a two phase differential non-overlapping clock...
 

Re: two phase clock

Hi,
The question posed is not clear.
Is this using HDL?
 

Re: two phase clock

Use an inverter to generate the other phase ..

Reagrds,
IanP
 

Re: two phase clock

yes,using HDL
using an inverter ,will generate overlapping ,i want two non overlapping clocks..doesnt have to be 50 % duty cycle
 

Re: two phase clock

ya, Inverter is the simplest if same freq is required.
If same frequency is not required u can use counters with pos edge triggering and negative edge triggering.
 

Re: two phase clock

if u want to generate non overlapping clocks in vhdl we can use process to call each clk.
 

Re: two phase clock

If u want to gengerate non overlapping clocks , the duty cycle must not be 50%.One clock can be trigerred by another clock
 

Re: two phase clock

to use SR latch and delay cell.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top