How to generate a physical layout of a synthesised VHDL file

Status
Not open for further replies.
A

anandkris84

Newbie level 5
Joined
Mar 16, 2010
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Virginia Tech
Activity points
1,339
I have a synthesised vhdl file with TSMC 180 nm library using Synopsys Design Vision.
Now,I want to have the schematic using Cadence Virtuoso.How to do that ?
 

Re: How to generate a physical layout of a synthesised VHDL

yes, it is possible to generate the schematics , but this method is a dirty fix.

Calibre tool(from mentor) will have an utility call ver2lvs . it will convert verilog to lvs netlist or cdl. now you can readin / import this cdl into cadence virtuoso editor to get schematics.

once serious drawback is your schematic will look really ugly. all the transistors will be thrown into different directions.

-Nav
 

Re: How to generate a physical layout of a synthesised VHDL

Yeah I used a place and route tool(Cadence Encounter) and then got the layout in virtuoso
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…