Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It is generated by extraction tools like STAR-RCXT from place-n-route database of a fully laid out and routed design.
It can also be generated without layout/routing by syntheisis tools using placement aware methodology ( like DC - topographical). But those are just first cut estimates and would be off from actual parasitics that you'll get in layout.
Can it be generated using primetime using the commands:
write_parasitics -format SPEF filename.spef ? such that it writes all parasitics
annotated on the current design to the file specified
in the filename argument.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
