Non AMP

how to generate 8 Khz sync pulse with one clock high

Thread starter akshay.dhanawade
Start date Aug 12, 2010

Status: Not open for further replies.

Aug 12, 2010

#1

A

akshay.dhanawade

Newbie level 3

FPGA

plz tel me how to generate 8 Khz sync pulse with one clock high

Aug 12, 2010

#2

vipinlal

Full Member level 6

Give some more details of you expect some help from here.

Aug 13, 2010

#3

K

kalaiyarasan

Member level 1

IF U want to generate from 2MHz clock use a counter of 256 counts

Status: Not open for further replies.

Similar threads

H
How to generate circuit design in ADS using SDR plateform
- Started by hanen88
- Jun 1, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
S
Image fusion how to implementing on FPGA
- Started by Sanila P
- May 14, 2024
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
Error when trying to refer to components generated by "for .. generate" loop VHDL
- Started by FlyingDutch
- Jul 16, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
VHDL. rewrite FOR LOOP using FOR GENERATE
- Started by 4pi
- Oct 26, 2023
- Replies: 6
PLD, SPLD, GAL, CPLD, FPGA Design
H
How to store Coco training data set in Pynqz2 board
- Started by hudda
- Saturday at 12:10 PM
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design