Re: query
To fix set up violation,
one thing is optimizing the combinational logic in the critical path.. if its not possible using pipelining concept thats...divide the combinational logic using a register in critcal path.if that is also not possible, then
add buffer in the clock data path to 2nd register to meet the setup time..
To fix hold violation..
Insert some buffer in the critical path.. but ensure that that does not affect setup time as combinational logic propagation delay get increased...
Regards
Shankar