Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to extract Cgs, Cgd by using ADE??

Status
Not open for further replies.

surno

Junior Member level 3
Joined
Jan 9, 2006
Messages
26
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,469
Hi all.

i want to extract Cgs, Cgd in CS amp by ADE simulation.
The test bench and results table was attached.
To verify simulation results i was simulation another method.
By using AC simulation, i can extract capacitance of Gate.
The result of AC simulation total gate cap is 93.76fF and using OP simulation is 26.54fF.
Why these two results different each other?
I don't know what is wrong.
Which one is right?
Please give me a favor and a simulation method.

Thanks.
 

Attachments

  • schem.jpg
    schem.jpg
    46.7 KB · Views: 85
  • schem1.jpg
    schem1.jpg
    45.7 KB · Views: 81
  • results.jpg
    results.jpg
    37.9 KB · Views: 78

Hi

In your own computation, did you divide by 2*PI? This is a mistake regularly done.

What is the Vin you apply at the gate of the NMOS? and the drain current?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top