Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to estimate maximum delay of an endpoiint in VCS gate-level simulation

Status
Not open for further replies.
D

dft2506

Newbie level 1
Newbie level 1
Joined
Oct 3, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
5
I'd like to estimate the maximum delay of a target endpoint in the gate level simulation with synopsys's VCS. I guess some complicated compile options are required to do that.

If you know that, would you please tell me how to do it?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top