Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to estimate DAC power in step response mode?

Status
Not open for further replies.

victordion

Newbie level 6
Joined
Jan 6, 2011
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,420
Hello guys. I recently need to design a circuit (no need for fabrication but need to make it technologically practical) which has the capability of outputing constant voltage pulses. The amplitude and width of the pulses should be controllable.

I am considering using DAC, however because I am not an analog IC designer there are several issues that I am not very sure about.

Q1. How to estimate the power consumption of the DAC in the my proposed scenario? I guess a datasheet generally specifies the power of a DAC at the state of outputing a steady sinusoidal signal, and the power is approximately propoertional to the sampling frequency. However in my scenario, the DAC does not work in continuous mode, rather, it may output a 10ns pulse every 100ns (I call it step response mode). How do I model the power consumption then?

Q2. Does the DAC power specified on datasheet usually include the power consumed by its load? I see some datasheet saying the DAC can output up to 5mA current, is this (5mA * R_load) power considered as part of DAC consumed power?

Q3. What is the typical settling time of a DAC? Is it related to the sampling frequency? For example for a DAC capable of working at 1GHz, how long does it usually take to get a 95% close output voltage after the input is applied? (And besides, what is a typical settling time of an 1GHz ADC working in step response mode?)

Q4. Consider about state-of-the-art situation, for an 8-bit 1GHz DAC, what is the best power performance nowadays?

Any help is appreciated!
 

FvM

Super Moderator
Staff member
Joined
Jan 22, 2008
Messages
48,266
Helped
14,224
Reputation
28,709
Reaction score
12,917
Trophy points
1,393
Location
Bochum, Germany
Activity points
279,523
High speed DACs are operated with continuous clock, in so far the discontinuous or continuous nature of transmitted signal doesn't change much to it's power consumption. They are usually providing complementary current outputs, means that total output current is constant independent of signal magnitude.

Setting time of different types is probably different, a GS/s DAC may have rise/fall times in a 100 ps range and < 1% settling within 1 ns. But technology is still advancing in this range, you should really review data sheets of actual devices.

Circuits in the said speed range will preferably use 50 ohm impedance matching, the DAC output is at best 10 or 20 mA respectively 0.5 or 1 V. Depending on your application, getting the actual output signal can be more a problem of finding suitable wideband amplifiers.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top