Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to establish clock frequency in a VLSI design?

Status
Not open for further replies.

mujju433

Full Member level 3
Joined
Jun 2, 2007
Messages
174
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,298
Activity points
2,293
On what basis we decide a clock frequency in a vlsi physical design...
If we do any project in physical design how to choose the frequency ???
 

Clock frequency

Its a trade off between power consumtion and speed and reliability.
The faster you go, the more power you use.
 

Re: Clock frequency

it is decided based on clock skew and the setup time of the inputs and the delays of the various paths....
also there is a trade off between the clock frequency and power consumption... higher frequency leads to higher power dissipation....
 

Clock frequency

It depend on delays in interconnects, power consumption, and the physical issules limiting synchronization and data transferts like, crosstalk, interference, coupling radiation, skew.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top