Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
it is decided based on clock skew and the setup time of the inputs and the delays of the various paths....
also there is a trade off between the clock frequency and power consumption... higher frequency leads to higher power dissipation....
It depend on delays in interconnects, power consumption, and the physical issules limiting synchronization and data transferts like, crosstalk, interference, coupling radiation, skew.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.