How to ensure a safe clock gating?

Status
Not open for further replies.
G

geegle

Newbie level 1
Joined
May 24, 2007
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
I'm designing a clock controller, how could I ensure glitch-free?
 

Re: safe clock gating?

You should set_clock_gating_check in STA
 

Re: safe clock gating?

Use a latch, and AND gate to generate gated-clock. This gated-clock can be free from glitch.
-----------
D----- | LATCH | _____
| |_____| |
--o| |q | |
| |_______| | AND |------clk-out
clk|_______________ | |
|_____|

Added after 7 minutes:

At the same time, please run sta
 

Re: safe clock gating?

I agree that An AND gate with a negative Latch is the most popular circuit available. However, you need to pay attention when you do STA. Also, you need to watch out how many flops each clock gating circuit could drive 1--> 8 or 1--> 16.

Be careful.
 

safe clock gating?

use clock gating.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…