How to Dump e-vcd File in Verilog HDL ?

Status
Not open for further replies.
If I recall correctly, you cannot dump out an EVCD file using Verilog HDL - the simulation tool has the capability to do that. Which simulation tool are you using?
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…