Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The "datasheet" (if you like to call this thin paper so) doesn't give any information about the interface. You would ask for meaningful vendor information first.
The EETimes article gives an idea how it works (a S/D modulator with PDM output) but you need to know at least the specified clock frequency range. You'll implement a clock generator and a digital decimation filter for the output bitstream, e.g. CIC type. A SPI hardware interface can be possibly used as clock output and serial receiver.