Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to do Verilog/VerilogA co-simulation , using cadence ams ?

Status
Not open for further replies.

dongzz201

Newbie level 6
Joined
Jul 25, 2008
Messages
13
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,372
How to do the ams simulation , using verilog + verilogA ?

Now My top cell is verilog file, in which the analog sub-module is instantiated.

1. The analog sub-module is SPICE netlist.
I can run the ams simulation.
The amsd block is :
include "./source/ana_cell.spi" ( SPICE netlist file )
amsd {
ie vsup=1.8
portmap subckt=ana_cell
config cell=ana_cell use=spice
}

2. The analog sub-module is verilogA file .

My amsd block is :
ahdl_include "./source/ana_cell.va" ( VerilogA file )
amsd {
ie vsup=1.8
}

Then the simulator always give me an error :
" Could not determine discipline for xx.xx.xx "

how to create the right amsd block ?

Urgent!
 
Last edited:

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top