Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to decrease the Miller Capacitor

Status
Not open for further replies.

lallaby

Newbie level 4
Joined
Nov 18, 2008
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,318
miller capacitor

Hello Everyone,

How to decrease the Miller Capacitor in a two-stage opamp which has a large gm at the input differential pair?

I think the reason for large Cc is as follows:
Since UGB is decided by gm/Cc, a very large Cc which is around 60 pF is used to move the UGB to a value which is lower than the second pole.

Is that right? And how to decrease the Cc while keep the large gm at the input pair.

Thanks!

Regards,
Lallaby
 

In order to keep the same PM while decreasing Cc, you should increase gm of the output stage. I.e. you should increase current of the second stage. Two stage opamp we consider as a two-pole system. So, increaseing gm of the output stage you keep the same distance between dominant and non-dominant poles.
Another words, GBW= gm1/2piCc and fnd=gm2/2piCload
 

    lallaby

    Points: 2
    Helpful Answer Positive Rating
yxo said:
In order to keep the same PM while decreasing Cc, you should increase gm of the output stage. I.e. you should increase current of the second stage. Two stage opamp we consider as a two-pole system. So, increaseing gm of the output stage you keep the same distance between dominant and non-dominant poles.
Another words, GBW= gm1/2piCc and fnd=gm2/2piCload

Thank you for your answer.

Another question, increasing the current of the output stage will decrease its gain, right?
 

sure

Added after 5 minutes:

although, gain of an inverter is gm*Req. So, gm increase Req decrease... It shouldn´t be a big diference
 

Actually, gain will drop as square root of current, assuming square law MOS devices. In other words, this is the gain-bandwidth trade-off in voltage amplifiers - you increase the bandwidth and you pay with lower gain.
 

    lallaby

    Points: 2
    Helpful Answer Positive Rating
it depend on your load capacitance also. if ur load capacitance is very small, the miller capacitance required will be small
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top