We have tester available. Its memory is fixed and channels available to it also fixed.
Now we have also idea about the gate count/flops available in design.
So now how many chains are needed?
Who will decide it and how?
internal scan chains is different only if you used a compress technic.
and the scan length is manage by the DFT tool to have equivalent length over all scan chains.