how to convert a xilinx system generator model to a bit file?

Status
Not open for further replies.

shumail

Junior Member level 1
Joined
Jun 7, 2011
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,385
hi all,
can anyone help me converting a xilinx system generator block model to a bit file for loading in an fpga?
 

There's a number of flows for this. The easiest is to just tell SysGen to generate the bitstream and use iMPACT. This is simply a configuration option in the System Generator token. Also, you can generate hdl or an .ngc and you can continue through the rest of the ISE flow (or planahead flow if you're in 13.3). I suggest you read the sysgen getting started guide and the sysgen users guide
 

thank you so much...
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…