Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to check setup and hold-time between mixed positive and negative edge trigger FF

Status
Not open for further replies.

liwei039

Newbie level 6
Joined
May 9, 2007
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,355
1.How can I check the setup time and hold time for a timing path. the first FF is positive edge trigger, but the end FF is negative edge trigger one.
2. The hold time is still depended by clock frequency like normal?

Thanks
 

If a design has both negative-edge triggered flip-flops (active clock edge is falling edge) and positive-edge triggered flip-flops (active clock edge is rising edge), it is likely that half-cycle paths exist in the design. A half-cycle path could be from a rising edge flip-flop to a falling edge flip-flop, or vice versa. Figure 8-19 shows an example when the launch is on the falling edge of the clock of flip-flop UFF5, and the capture is on the rising edge of the clock of flip-flop UFF3.
 
Hi, shitansh,

Thanks, so in this case, the hold time check is dependent on clk freq? right?
Can you give me the equations for setup and hold time check?
 

Hi the timing tool will recognise and do the required anlysis and comes up with the slack value.
But if there is a positive clock triggered flop at the launch and a neg clock triggered at the capture flop using the same clock, then there is only half cycle left for the setup and hold also gets half cycle.
So ur hold will have a good margin but ur faced with many setup violations.

Hope its clear....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top