Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to characterize a PLL ?

Status
Not open for further replies.

vbhupendra

Full Member level 4
Joined
May 11, 2005
Messages
235
Helped
15
Reputation
30
Reaction score
8
Trophy points
1,298
Location
GOA, INDIA
Activity points
3,219
pll characterization

How to characterize a PLL ? what is the simulation setup for it ?
 

Miguel Gaspar

Advanced Member level 1
Joined
Mar 6, 2006
Messages
479
Helped
70
Reputation
140
Reaction score
34
Trophy points
1,308
Location
Culiacán, Sinaloa, Mexico
Activity points
4,971
pll full characterization

You can consult the book
PLL of the PhD ROland E. Best
in that book one of the latest chapters respond your questions
 

yaxazaa

Advanced Member level 4
Joined
Nov 13, 2004
Messages
118
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Activity points
902
Re: PLL Characterization

PLL is ocmposed of PFD, CP, VCO, and divider.

1. You need to do loop dynamic design to make sure the loop is stable and meet you settling requirements, in the meantime, extract the indivual block design parameters.

2. Design individual block according to the loop requirements
3. Loop simulation includes
a. basic lock in time
b. reference step
c. pwr noise inject
d. referenec jitter
f. phase step
 

icx

Junior Member level 2
Joined
Mar 12, 2006
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,447
Re: PLL Characterization

what's the “reference step”?
what's the “phase step”?
 

Miguel Gaspar

Advanced Member level 1
Joined
Mar 6, 2006
Messages
479
Helped
70
Reputation
140
Reaction score
34
Trophy points
1,308
Location
Culiacán, Sinaloa, Mexico
Activity points
4,971
PLL Characterization

reference signal is the input signal of the PLL.
The Phase detector must detect the phase difference betwen the reference signal and the feedback signal (VCO output).
The reference step is a step in frequency of the reference signal. If the step puts the frecuency in the lock range the PLL must acquire the lock un at most 1 beat of the natural frequency. if the Pll adquire the lock in more than a one natural frequency beat the reference signal is in the pull-in range.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top