Can anyone tell me how to calculate the depth of a FIFO. Usually the read cycle should be faster than the write cycle, to avoid overflow. Is the delay calculated on this basis. In many websites, they say depth can be 1,2, 16. But no where a clear explanation exists.