deepthi.reddy.912
Newbie level 5
Hi,
I am doing a project on 4-tap FIR DA Filter. I am using Modelsim and Xilinx ISE 8.2i for that. I want to calculate the minimum and maximum combinational path delay of the specified Filter.
Please tell me how to measure them using xilinx timing analyzer? or by any other tools? And also I need to measure path delays also from each logic block in the design.
Kindly help.
I am doing a project on 4-tap FIR DA Filter. I am using Modelsim and Xilinx ISE 8.2i for that. I want to calculate the minimum and maximum combinational path delay of the specified Filter.
Please tell me how to measure them using xilinx timing analyzer? or by any other tools? And also I need to measure path delays also from each logic block in the design.
Kindly help.