How to calculate die size for given macros and memories?

Similar threads

• R

  How can I obtain an AST(Abstract Syntax Tree) format, from a given Verilog file by using the Slang tool?

  • Started by rachee_
  • Oct 27, 2023
  • Replies: 0

  ASIC Design Methodologies and Tools (Digital)
• J

  [SOLVED] How to simulate a SRAM from MC2?

  • Started by Jordon
  • Apr 3, 2024
  • Replies: 2

  ASIC Design Methodologies and Tools (Digital)
• P

  How does lower technology affects PPA, routing and congestion ? And how does multi patterning affects routing and congestion ?

  • Started by porki_huccha_venkat
  • Nov 30, 2023
  • Replies: 3

  ASIC Design Methodologies and Tools (Digital)
• R

  DRC and VLS for circuit using Sky130 PDK

  • Started by rtl1
  • Apr 4, 2024
  • Replies: 4

  ASIC Design Methodologies and Tools (Digital)
• S

  How to load time lib data in cts of innovus

  • Started by Starset
  • Apr 20, 2024
  • Replies: 6

  ASIC Design Methodologies and Tools (Digital)