how to balance specifications of 2 stage opamp

Status
Not open for further replies.
F

fat_123

Member level 1
Joined
Apr 11, 2020
Messages
36
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
251
hello,

i am designing 2-stage opamp in HSPICE

but i did not get a high PSRR value.

if i change the width and set a high PSRR value then CMRR would get low also low phase margin

how to balance all the specifications.
 

one more thing how to find slew rate and input common mode range of an opamp in hspice
'could you tell me how to take input, analysis and configuration.
 

fat_123 said:
one more thing how to find slew rate and input common mode range of an opamp in hspice
'could you tell me how to take input, analysis and configuration.
Click to expand...
Simply based on definition of them.
Learn very basic things before EDA Tool Play.
 

fat_123 said:
hello,

i am designing 2-stage opamp in HSPICE

but i did not get a high PSRR value.

if i change the width and set a high PSRR value then CMRR would get low also low phase margin

how to balance all the specifications.View attachment 159047
Click to expand...

Could you post the schematic with transistors sizes (W/L), PSRR testbench and simulation plot?
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…